# 1-220 MHz High Performance Differential Oscillator



#### **Features**

- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
- LVPECL and LVDS output signaling types
- 0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
- Frequency stability as low as ±10 ppm
- Industrial and extended commercial temperature ranges
- Industry-standard packages: 3.2x2.5, 5.0x3.2 and 7.0x5.0 mmxmm
- For frequencies higher than 220 MHz, refer to SiT9122 datasheet

### **Applications**

- 10GB Ethernet, SONET, SATA, SAS, Fibre Channel, PCI-Express
- Telecom, networking, instrumentation, storage, servers







#### **Electrical Characteristics**

Priest Year Aging	Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition		
Part									
	Supply Voltage	Vdd	2.97	3.3	3.63	V			
Cutput Frequency Range			2.25	2.5	2.75	V	4.4		
Cutput Frequency Range			2.25	-	3.63	V	Termination schemes in Figures 1 and 2 - XX ordering code		
Part	Output Frequency Range	f	1	-	220	MHz	A 4734		
Price   Pri	Frequency Stability	F_stab	-10	-	+10	ppm	401		
First Year Aging   F_aging1   -2   -			-20	-	+20	ppm	Inclusive of initial tolerance, operating temperature, rated power		
Faging			-25	-	+25	ppm	supply voltage, and load variations		
10-year Aging   F_aging10   -5   -			-50	-	+50	ppm			
Operating TemperatureRange   T_Use   -40   -   -85   °C   Industrial	First Year Aging	F_aging1	-2	_	+2	ppm	25°C		
Input Voltage High   VIH   70%   -   -   Vdd   Pin 1, OE or ST	10-year Aging	F_aging10	-5	_	+5	ppm	25°C		
Input Voltage High	Operating Temperature Range	T_use	-40	-	+85	°C	Industrial		
Input Voltage Low			-20	_	+70	°C	Extended Commercial		
Input Pull-up Impedance	Input Voltage High	VIH	70%	-	-1/	Vdd	Pin 1, OE or ST		
Start-up Time	Input Voltage Low	VIL	-	4(4)	30%	Vdd	Pin 1, OE or ST		
Start-up Time	Input Pull-up Impedance	Z_in	_	100	250	kΩ	Pin 1, OE logic high or logic low, or ST logic high		
T_resume   T_resume   Company   T_resume   T_resume   Company   T_resume   T_resume   Company   T_resume   T_res			2	4(0)	-	МΩ	Pin 1, ST logic low		
Duty Cycle   DC   45   -   55   %   Contact SiTime for tighter duty cycle	Start-up Time	T_start	# /	6	10	ms	Measured from the time Vdd reaches its rated minimum value		
LVPECL, DC and AC Characteristics   Current Consumption   Idd   —   61   69   mA   Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Resume Time	T_resume	1	6	10	ms	,		
Current Consumption         Idd         -         61         69         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V           OE Disable Supply Current         I_OE         -         -         35         mA         OE = Low           Output Disable Leakage Current         I_leak         -         -         100         μA         ST = Low, for all Vdds           Maximum Output Current         I_std         -         -         100         μA         ST = Low, for all Vdds           Maximum Output Current         I_driver         -         -         30         mA         Maximum average current drawn from OUT+ or OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-	Duty Cycle	DC	45		55	%	Contact SiTime for tighter dutycycle		
DE Disable Supply Current   LOE   -   -   35   mA   OE = Low			L\	/PECL, D	C and AC C	haracteri	stics		
Output Disable Leakage Current         I_leak         -         -         1         μA         OE = Low           Standby Current         I_std         -         -         100         μA         ST = Low, for all Vdds           Maximum Output Current         I_driver         -         -         30         mA         Maximum average current drawn from OUT+ or OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-OUT-	Current Consumption	ldd	/)-00	61	69	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V		
Standby Current   I_std             _   _	OE Disable Supply Current	I_OE	/ [-]	-	35	mA	OE = Low		
Maximum Output Current         I_driver         -         30         mA         Maximum average current drawn from OUT+ or OUT-           Output High Voltage         VOH         Vdd-1.1         -         Vdd-0.7         V         See Figure 1(a)           Output Low Voltage         VOL         Vdd-1.9         -         Vdd-1.5         V         See Figure 1(a)           Output Differential Voltage Swing         V_Swing         1.2         1.6         2.0         V         See Figure 1(b)           Rise/Fall Time         Tr, Tf         -         300         700         ps         20% to 80%, see Figure 1(a)           OE Enable/Disable Time         T_oe         -         -         115         ns         f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period           RMS Period Jitter         T_jitt         -         1.2         1.7         ps         f = 100 MHz, VDD = 3.3V or 2.5V           RMS Phase Jitter (random)         T_phj         -         0.6         0.85         ps         f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds           LVDS, DC and AC Characteristics           Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Output Disable Leakage Current	I_leak	4	_	1	μА	OE = Low		
Output High Voltage         VOH         Vdd-1.1         -         Vdd-0.7         V         See Figure 1(a)           Output Low Voltage         VOL         Vdd-1.9         -         Vdd-1.5         V         See Figure 1(a)           Output Differential Voltage Swing         V_Swing         1.2         1.6         2.0         V         See Figure 1(b)           Rise/Fall Time         Tr, Tf         -         300         700         ps         20% to 80%, see Figure 1(a)           OE Enable/Disable Time         T_oe         -         -         115         ns         f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 perior           RMS Period Jitter         T_jitt         -         1.2         1.7         ps         f = 100 MHz, VDD = 3.3V or 2.5V           -         1.2         1.7         ps         f = 156.25 MHz, VDD = 3.3V or 2.5V           RMS Phase Jitter (random)         T_phj         -         0.6         0.85         ps         f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds           LVDS, DC and AC Characteristics           Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Standby Current	I_std	V- /	_	100	μА	ST = Low, for all Vdds		
Output Low Voltage         VOL         Vdd-1.9         -         Vdd-1.5         V         See Figure 1(a)           Output Differential Voltage Swing         V_Swing         1.2         1.6         2.0         V         See Figure 1(b)           Rise/Fall Time         Tr, Tf         -         300         700         ps         20% to 80%, see Figure 1(a)           OE Enable/Disable Time         T_oe         -         -         115         ns         f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period           RMS Period Jitter         T_jitt         -         1.2         1.7         ps         f = 100 MHz, VDD = 3.3V or 2.5V           -         1.2         1.7         ps         f = 156.25 MHz, VDD = 3.3V or 2.5V           RMS Phase Jitter (random)         T_phj         -         0.6         0.85         ps         f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds           LVDS, DC and AC Characteristics           Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Maximum Output Current	I_driver	NZ	_	30	mA	Maximum average current drawn from OUT+ or OUT-		
Output Low Voltage         VOL         Vdd-1.9         -         Vdd-1.5         V         See Figure 1(a)           Output Differential Voltage Swing         V_Swing         1.2         1.6         2.0         V         See Figure 1(b)           Rise/Fall Time         Tr, Tf         -         300         700         ps         20% to 80%, see Figure 1(a)           OE Enable/Disable Time         T_oe         -         -         115         ns         f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period           RMS Period Jitter         T_jitt         -         1.2         1.7         ps         f = 100 MHz, VDD = 3.3V or 2.5V           -         1.2         1.7         ps         f = 212.5 MHz, VDD = 3.3V or 2.5V           RMS Phase Jitter (random)         T_phj         -         0.6         0.85         ps         f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds           LVDS, DC and AC Characteristics           Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Output High Voltage	VOH	Vdd-1.1	_	Vdd-0.7	V	See Figure 1(a)		
Rise/Fall Time	Output Low Voltage	VOL	Vdd-1.9	_	Vdd-1.5	V	See Figure 1(a)		
Rise/Fall Time	Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 1(b)		
OE Enable/Disable Time         T_oe         -         -         115         ns         f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period           RMS Period Jitter         T_jitt         -         1.2         1.7         ps         f = 100 MHz, VDD = 3.3V or 2.5V           -         1.2         1.7         ps         f = 156.25 MHz, VDD = 3.3V or 2.5V           -         1.2         1.7         ps         f = 212.5 MHz, VDD = 3.3V or 2.5V           RMS Phase Jitter (random)         T_phj         -         0.6         0.85         ps         f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds           LVDS, DC and AC Characteristics           Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	Rise/Fall Time	Tr, Tf	_	300	700	ps	20% to 80%, see Figure 1(a)		
-   1.2   1.7   ps   f = 156.25 MHz, VDD = 3.3V or 2.5V    -   1.2   1.7   ps   f = 212.5 MHz, VDD = 3.3V or 2.5V    -   1.2   1.7   ps   f = 212.5 MHz, VDD = 3.3V or 2.5V    -   0.6   0.85   ps   f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds	OE Enable/Disable Time	T_oe	-	_	115	ns	f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period		
-   1.2   1.7   ps   f = 212.5 MHz, VDD = 3.3V or 2.5V     RMS Phase Jitter (random)	RMS Period Jitter	T_jitt	_			ps	·		
RMS Phase Jitter (random)  T_phj  Delta D.6  RMS Phase Jitter (random)  T_phj  RMS Phase Jitter (random)  T_phj  RMS Phase Jitter (random)  Fig. 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds  LVDS, DC and AC Characteristics  Current Consumption  Idd  RMS Phase Jitter (random)  RMS Phase Jitter (random)  Fig. 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, a Vdds  RMS Phase Jitter (random)  RMS Phase Ji			_						
LVDS, DC and AC Characteristics  Current Consumption Idd - 47 55 mA Excluding Load Termination Current, Vdd = 3.3V or 2.5V	DNO DL l'in ( l )		_	1.2	1.7	ps	· ·		
Current Consumption         Idd         -         47         55         mA         Excluding Load Termination Current, Vdd = 3.3V or 2.5V	KMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps			
	LVDS, DC and AC Characteristics								
	Current Consumption	ldd	_	47	55	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V		
	OE Disable Supply Current	I_OE	_	_	35	mA	OE = Low		
Differential Output Voltage VOD 250 350 450 mV See Figure 2	Differential Output Voltage	VOD	250	350					

SiTime Corporation

Rev. 1.07

# 1-220 MHz High Performance Differential Oscillator




### Electrical Characteristics(continued)

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition			
	LVDS, DC and AC Characteristics (continued)								
Output Disable Leakage Current	I_leak	-	-	1	μΑ	OE = Low			
Standby Current	I_std	-	-	100	μА	ST = Low, for all Vdds			
VOD Magnitude Change	ΔVOD	-	-	50	mV	See Figure 2			
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 2			
VOS Magnitude Change	ΔVOS	-	-	50	mV	See Figure 2			
Rise/Fall Time	Tr, Tf	-	495	700	ps	20% to 80%, see Figure 2			
OE Enable/Disable Time	T_oe	-	-	115	ns	f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period			
RMS Period Jitter	T_jitt	ı	1.2	1.7	ps	f = 100 MHz, VDD = 3.3V or 2.5V			
		-	1.2	1.7	ps	f = 156.25 MHz, VDD = 3.3V or 2.5V			
		-	1.2	1.7	ps	f = 212.5 MHz, VDD = 3.3V or 2.5V			
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds			

## **Pin Description**

Pin	Мар	Functionality					
	OE	Input	H or Open: specified frequency output L: output is high impedance				
1	ST	Input	H or Open: specified frequency output L: Device goes to sleep mode. Supply current reduces to I_std.				
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation				
3	GND	Power	VDD Power Supply Ground				
4	OUT+	Output	Oscillator output				
5	OUT-	Output Complementary oscillator output					
6	VDD	Power	Power supply voltage				



#### **Absolute Maximum**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature Storage Temperature	-65	150	°C
VDD	-0.5	4	V
Electrostatic Discharge (HBM)	-	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C

#### **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050, 6-pin	142	27
5032, 6-pin	97	20
3225, 6-pin	109	20

### **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method2002
Mechanical Vibration	MIL-STD-883F, Method2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method2003
Moisture Sensitivity Level	MSL1 @ 260°C



## **Waveform Diagrams**




Figure 1(a). LVPECL Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 1(b). LVPECL Voltage Levels Across Differential Pair




Figure 2. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)



### **Termination Diagrams**

#### LVPECL:




Figure 3. LVPECL Typical Termination




Figure 4. LVPECL AC Coupled Termination




Figure 5. LVPECL with Thevenin Typical Termination

# 1-220 MHz High Performance Differential Oscillator



LVDS:





Figure 6. LVDS Single Termination (Load Terminated)



# 1-220 MHz High Performance Differential Oscillator



#### **Dimensions and Patterns**




#### Notes

- 1. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 2. A capacitor of value 0.1  $\mu\text{F}$  between Vdd and GND is recommended.

# 1-220 MHz High Performance Differential Oscillator



### **Ordering Information**



## Ordering Codes for Supported Tape & Reel Packing Method

Device Size	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)	12 mm T&R (3ku)	12 mm T&R (1ku)	12 mm T&R (250u)	16 mm T&R (3ku)	16 mm T&R (1ku)	16 mm T&R (250u)
7.0 x 5.0 mm	-	-		-	1	ı	Т	Υ	Х
5.0 x 3.2 mm	_	-	I	Т	Υ	X	ı	ı	_
3.2 x 2.5 mm	D	E	G	T	Y	Χ	ı	ı	_

### Frequencies Not Supported

Range 1: From 209.000001 MHz to 210.999999 MHz

# 1-220 MHz High Performance Differential Oscillator



## **Revision History**

Version	Release Date	Change Summary
1.01	2/20/13	Original
1.02	12/3/13	Added input specifications, LVPECL/LVDS waveforms, packaging T&Roptions
1.03	2/6/14	Added 8mm T&R option and ±10 ppm
1.04	4/8/14	Included 1.8V option for LVDS output only
1.05	7/30/14	Included Thermal Consideration table
1.06	10/20/14	Modified Thermal Consideration values. Preliminary removed from the title
1.07	1/4/16	Removed 1.8V option

**Disclaimer:** This document is not an official SiTime datasheet. It is exported from a Master FrameMaker document for your convenience, to simplify the generation of your datasheet. The information in the official SiTime datasheet on SiTime's website will be the final reference in case of conflicting information.

